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1-3 Our goal is to increase the linear density of such junctions in order to achieve higher voltages and higher output frequencies. 4 Vertically stacked junctions have proven to be the best candidate among the various approaches for achieving this goal. [5] [6] [7] [8] However, as the number of junctions in a stack increases, the heat generated within the stack increases and must be transferred to the substrate through the same contact area as that of a single junction. Thus, removing the heat in stacked junctions is a serious challenge because inadequate cooling will limit the ultimate performance that can be achieved in future Josephson voltage-standard systems. Similar considerations will also impact other high-power-density Josephson circuits.
In this letter, we report the use of MoSi 2 -barrier junctions to study the heat transport in SNS junctions. MoSi 2 is a material with higher resistivity than that of the conventional PdAu barrier material, and has proven to be an excellent normal-metal barrier for stacked SNS Josephson junctions. 5, 6 A single 5.5 mϫ5.5 m square, 23-nm-thick MoSi 2 -barrier junction typically has a characteristic voltage I c R n Ϸ35 V, a critical current of I c Ϸ9 mA, and normal resistance of R n Ϸ4 m ⍀. The junctions are usually operated at 16 GHz, giving an output voltage of 32 V per junction when current biased near the critical current. A single junction therefore typically dissipates ϳ0.3 W, corresponding to a power density ϳ1 W/cm 2 . This is much lower than the ϳ5 W/cm 2 for PdAu-barrier junctions with similar electrical properties because the area of MoSi 2 junctions is about five times larger. Regardless of barrier materials, in a stack the power density scales roughly linearly with the number N of junctions. Figure 1 shows a schematic cross section of the planar junction geometry. Since our application focus is voltagestandard systems, we desire junctions of higher resistance that generate less power at the same voltage, and larger junctions that have smaller power density at the same power. In addition to small power density, the critical-current uniformity is better in larger junctions for a given degree of etch anisotropy.
As we increase the bias current to an array of junctions above its I c , there is a maximum current I max at which the superconducting structure goes normal and the voltage abruptly increases, as shown in Fig. 2 . The value of I max should be far larger than I c in order to have a large operating-current range for voltage-standard applications. We also define the maximum power generated in the stack, P max ϭI max V max , where V max is the voltage at I max . By measuring P max for junctions in different array test structures on the same wafer with different dimensions of superconducting base electrode and different sizes of base-electrode-to-wiring vias, we conclude that P max is limited by heating near the junction. In stacked junctions we observe that P max is inversely proportional to the number of junctions in the stack, which indicates that I max is directly related to the heat generated in a stack.
If the temperature rise is too great within the junction structure, the junction characteristic will change according to its temperature dependence. Hence, it is important to study the heat flow in a single junction and to adequately cool the junction at its typical operating power. We have established a very reproducible trilayer process such that run-to-run variations in I max are small. 6 Equipped with this consistent ''ther- For the purpose of modeling the heat flow, we assume that I max occurs when the total power generated within the stack, P max equals P cool , the maximum ͑total͒ heat flow out of the stack structure. Several factors affect the cooling capacity of the structure, and the nature of the heat flow determines the dependence of I max on each design parameter.
Figure 3 displays a linear dependence of P max on junction size in single-barrier junctions with the base electrode width fixed at 16 m. Data are shown from three wafers with different interfaces between the Nb base electrode and the silicon substrate; one is fabricated on the bare silicon, another has a thin metal etch stop, and the third has thermally grown SiO 2 150 nm thick. The etch stop metals that we tested were PdAu, Al, and Ti, with thicknesses less than 50 nm. Neither the type of metal etch stop nor the thickness had any noticeable effect on P max . The data in Fig. 3 show that the best cooling occurs when the base electrode is grown on top of the bare silicon wafer.
We modeled the heat transport in our junctions using the results of Skocpol et al. 9 and Dieleman et al. 10 The chips are immersed in liquid helium, but because the Kapitza thermal boundary resistance between Nb and liquid helium is large, this is not a dominant thermal path. We assume that the dominant thermal path progresses radially from the junction through the base electrode and then into the substrate. 10 Two thermal parameters determine the heat flow, the thermal conductivity of the niobium electrode, and the thermal boundary conductance Y between Nb and the substrate. If we assume an isothermal, cylindrical junction with an infinite base electrode, the thermal profile of the base electrode is given by 9, 10 T͑r ͒ϪT bath ϭ
where K 0 and K 1 are modified Bessel functions, r is the distance from the center of the junction, d is the thickness of the Nb base electrode, ϭ(•d/Y ) 1/2 is the characteristic thermal healing length in the Nb film, W J is the junction width, and T bath is 4 K, the temperature of the liquid helium bath, which is also assumed to be the substrate temperature. The thermal healing length is a characteristic distance over which heat is transported in the film before equilibrating with the substrate. When the temperature within the cylindrical hot spot exceeds the critical temperature T c of the superconducting lead, that is, if T(W J /2)ϾT c , the junction structure becomes normal. Thus, the maximum power that the junction can dissipate without going normal is
where the modified Bessel functions are approximated as xK 1 (x)/K 0 (x)ϳxϩ1/2 if xӷ1. Because P max ϷNI max 2 R n ϰW J for W J ӷ in stacked junctions, where N is the number of the junctions in a stack, it follows that I max ϰW J 3/2 N Ϫ1/2 because R n ϰW J Ϫ2 . We observe this N Ϫ1/2 scaling for I max in our stacked junctions. From Eq. ͑2͒, the slope in Fig. 3 is proportional to the ratio of the thermal conductivity of the Nb film to the thermal healing length. The linear scaling shown in Fig. 3 is consistent with the assumption of the model that the main heat flow is radial. Therefore, the total cooling power P cool will be proportional to the circumference of the junction, with a fixed large base electrode.
The model predicts that if the area of the base electrode is increased, the cooling power will increase until it saturates a few healing lengths outside the junction edge. A theoretical curve for P max may be calculated by integrating the local heat flow up to the edge of the base electrode assuming the thermal profile, T(r), for an infinite base electrode,
Y ͓T͑ r ͒ϪT bath ͔͑2r ͒dr. Figure 4 shows the measured base-electrode size dependence of P max with the junction width fixed at 4 m. Lines are fit to Eq. ͑3͒ with the constraint that the junction is at T c ϳ9 K.
͑3͒
11 From this fit, we can deduce the thermal healing length in the Nb base electrode for each substrate. These values, together with the slope of P max versus the junction size in Fig. 3 , lead to an estimate of the thermal conductivity in the niobium film and the thermal boundary resistance between Nb and the substrate. These values are summarized in Table I .
The inferred thermal conductivity values of our sputtered Nb films listed in Table I are in good agreement with the values reported for polycrystalline Nb bulk samples at 4 K.
12, 13 We note that there are two factors that may cause errors in the estimation of the thermal conductivity values from the measurement. Because we are measuring the thermal parameters at P max , the base electrode is not at the bath temperature, but at an elevated temperature close to T c , at which there are more quasiparticles available for thermal transport. There is also some cooling that will occur through the top wiring layer, hence the Nb thickness d in Eq. ͑2͒ will be effectively larger than the actual base electrode thickness listed in Table I . Both factors would cause overestimation of the thermal conductivity.
Based on all these results, we compare these test arrays with real fabricated arrays that have a higher linear junction density, but are thermally nonideal because of the small base electrodes used in our standard design. Using our standard lithographic masks, we fabricated and measured an array of five-junction stacks on a silicon wafer with a PdAu etch stop with I c Ϸ7 mA, I c R n Ϸ30 V, and I max Ϸ30 mA with 5.5 m stack width, on a base electrode 7 m wide. For this device I max ϳ4 I c , and thus the power generated during operation is about ϳ1/16 of P max , which will increase the junction temperature by ϳ0.25 K. This is a significant improvement because an identical design with two-junction stacks grown on thermal oxide has similar I max Ϸ30 mA. This result shows that even for an array with a high linear density but a small base electrode, the maximum power is increased by improving the base-to-substrate interface.
The measurements and analysis given in this letter provides a practical method for determining thermal transport properties in superconducting thin film devices. In addition, having an analytic model and inferred values of the thermal parameters allows a priori quantitative calculation of the heat transport of a structure, thus providing a method for eliminating stacked structures with poor thermal design. This quantitative measurement of thermal transport effects in SNS Josephson junctions provides a framework for future study of other superconductive circuits where thermal effects are important.
current-biased structure has a T c between 8 and 9 K. We choose 9 K for simplicity, but an 8 K T c would only lead to 25% higher thermal conductivities. 12 
